Regviz

stm32 /stm32u5 /STM32U5Fx /FDCAN1_RAM /FDCAN_TXFQS

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as FDCAN_TXFQS

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32l5/STM32L552/FDCAN1/FDCAN_TXFQS#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0TFFL0TFGI 0TFQPI 0 (TFQF)TFQF

Description

FDCAN Tx FIFO/Queue Status Register

Fields

TFFL

Tx FIFO Free Level
TFGI

TFGI
TFQPI

Tx FIFO/Queue Put Index
TFQF

Tx FIFO/Queue Full

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32