Regviz

stm32 /stm32u5 /STM32U5Fx /TIM1 /SMCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SMCR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32u5/STM32U535/TIM1/SMCR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0SMS0 (OCCS)OCCS 0TS0 (MSM)MSM 0ETF0ETPS 0 (ECE)ECE 0 (ETP)ETP 0 (SMS3_0)SMS3_0 0TS4_3 0 (SMSPE)SMSPE 0 (SMSPS)SMSPS

Description

slave mode control register

Fields

SMS

Slave mode selection
OCCS

OCREF clear selection
TS

Trigger selection
MSM

Master/Slave mode
ETF

External trigger filter
ETPS

External trigger prescaler
ECE

External clock enable
ETP

External trigger polarity
SMS3_0

Slave mode selection
TS4_3

Trigger selection
SMSPE

SMS preload enable
SMSPS

SMS preload source

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32