Regviz

stm32 /stm32wb /STM32WB10_CM4 /EXTI /RTSR2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RTSR2

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wb/STM32WB10_CM4/EXTI/RTSR2#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (RT33)RT33 0 (RT40)RT40 0 (RT41)RT41

Description

rising trigger selection register

Fields

RT33

Rising trigger event configuration bit of Configurable Event input
RT40

Rising trigger event configuration bit of Configurable Event input 40
RT41

Rising trigger event configuration bit of Configurable Event input 41

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32