Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text
Description
HSEM Masked interrupt status register
Fields
| MISFm | masked CPU(2) semaphore m status bit after enable (mask).
|
Links
(
)