stm32 /stm32wb /STM32WB15_CM4 /RCC /C2AHB1ENR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as C2AHB1ENR

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DMA1EN)DMA1EN 0 (DMA2EN)DMA2EN 0 (DMAMUXEN)DMAMUXEN 0 (SRAM1EN)SRAM1EN 0 (CRCEN)CRCEN 0 (TSCEN)TSCEN

Description

CPU2 AHB1 peripheral clock enable register

Fields

DMA1EN

CPU2 DMA1 clock enable

DMA2EN

CPU2 DMA2 clock enable

DMAMUXEN

CPU2 DMAMUX clock enable

SRAM1EN

CPU2 SRAM1 clock enable

CRCEN

CPU2 CRC clock enable

TSCEN

CPU2 Touch Sensing Controller clock enable

Links

()