stm32 /stm32wb /STM32WB15_CM4 /RCC /C2AHB2ENR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as C2AHB2ENR

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (GPIOAEN)GPIOAEN 0 (GPIOBEN)GPIOBEN 0 (GPIOCEN)GPIOCEN 0 (GPIODEN)GPIODEN 0 (GPIOEEN)GPIOEEN 0 (GPIOHEN)GPIOHEN 0 (ADCEN)ADCEN 0 (AES1EN)AES1EN

Description

CPU2 AHB2 peripheral clock enable register

Fields

GPIOAEN

CPU2 IO port A clock enable

GPIOBEN

CPU2 IO port B clock enable

GPIOCEN

CPU2 IO port C clock enable

GPIODEN

CPU2 IO port D clock enable

GPIOEEN

CPU2 IO port E clock enable

GPIOHEN

CPU2 IO port H clock enable

ADCEN

CPU2 ADC clock enable

AES1EN

CPU2 AES1 accelerator clock enable

Links

()