Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text
Description
CPU2 cortex M0 access control register
Fields
PRFTEN | CPU2 cortex M0 prefetch enable
|
ICEN | CPU2 cortex M0 instruction cache enable
|
ICRST | CPU2 cortex M0 instruction cache reset
|
PES | CPU2 cortex M0 program erase suspend request
|
Links
(
)