Regviz

stm32 /stm32wb /STM32WB50_CM4 /GPIOH /BSRR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as BSRR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wb/STM32WB30_CM4/GPIOH/BSRR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (BS0)BS0 0 (BS1)BS1 0 (BS3)BS3 0 (BR0)BR0 0 (BR1)BR1 0 (BR3)BR3

Description

GPIO port bit set/reset register

Fields

BS0

Port x set bit y (y= 0…15)
BS1

Port x set bit y (y= 0…15)
BS3

Port x set bit y (y= 0…15)
BR0

Port x set bit y (y= 0…15)
BR1

Port x reset bit y (y = 0…15)
BR3

Port x reset bit y (y = 0…15)

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32