Regviz

stm32 /stm32wb /STM32WB50_CM4 /GPIOH /LCKR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as LCKR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wb/STM32WB10_CM4/GPIOH/LCKR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (LCK0)LCK0 0 (LCK1)LCK1 0 (LCK3)LCK3 0 (LCKK)LCKK

Description

GPIO port configuration lock register

Fields

LCK0

Port x lock bit y (y= 0…15)
LCK1

Port x lock bit y (y= 0…15)
LCK3

Port x lock bit y (y= 0…15)
LCKK

Port x lock bit y (y= 0…15)

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32