Regviz

stm32 /stm32wb /STM32WB50_CM4 /TIM2 /ARR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ARR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32l0/STM32L052/TIM2/ARR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0ARR_L0ARR_H

Description

auto-reload register

Fields

ARR_L

Low Auto-reload value
ARR_H

High Auto-reload value (TIM2 only)

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32