Regviz

stm32 /stm32wb /STM32WB55_CM0P /ADC /CR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wb/STM32WB30_CM4/ADC/CR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ADEN)ADEN 0 (ADDIS)ADDIS 0 (ADSTART)ADSTART 0 (JADSTART)JADSTART 0 (ADSTP)ADSTP 0 (JADSTP)JADSTP 0 (ADVREGEN)ADVREGEN 0 (DEEPPWD)DEEPPWD 0 (ADCALDIF)ADCALDIF 0 (ADCAL)ADCAL

Description

ADC control register

Fields

ADEN

ADC enable
ADDIS

ADC disable
ADSTART

ADC group regular conversion start
JADSTART

ADC group injected conversion start
ADSTP

ADC group regular conversion stop
JADSTP

ADC group injected conversion stop
ADVREGEN

ADC voltage regulator enable
DEEPPWD

ADC deep power down enable
ADCALDIF

ADC differential mode for calibration
ADCAL

ADC calibration

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32