Cut and paste this URL to share the unmodified register and value:
https://regviz.com/r/stm32/stm32wb/STM32WB10_CM4/HSEM/C1IER0#0x0
HSEM Interrupt enable register
CPU(n) semaphore m enable bit
https://github.com/modm-io/cmsis-svd-stm32