Regviz

stm32 /stm32wb /STM32WB55_CM0P /TIM1 /AF1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as AF1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32g0/STM32G030/TIM1/AF1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (BKINE)BKINE 0 (BKCMP1E)BKCMP1E 0 (BKCMP2E)BKCMP2E 0 (BKINP)BKINP 0 (BKCMP1P)BKCMP1P 0 (BKCMP2P)BKCMP2P 0ETRSEL

Description

DMA address for full transfer

Fields

BKINE

BRK BKIN input enable
BKCMP1E

BRK COMP1 enable
BKCMP2E

BRK COMP2 enable
BKINP

BRK BKIN input polarity
BKCMP1P

BRK COMP1 input polarity
BKCMP2P

BRK COMP2 input polarity
ETRSEL

ETR source selection

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32