Regviz

stm32 /stm32wb /STM32WB55_CM0P /TIM1 /AF2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as AF2

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32g0/STM32G030/TIM1/AF2#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (BK2INE)BK2INE 0 (BK2CMP1E)BK2CMP1E 0 (BK2CMP2E)BK2CMP2E 0 (BK2DFBK0E)BK2DFBK0E 0 (BK2INP)BK2INP 0 (BK2CMP1P)BK2CMP1P 0 (BK2CMP2P)BK2CMP2P

Description

DMA address for full transfer

Fields

BK2INE

BRK2 BKIN input enable
BK2CMP1E

BRK2 COMP1 enable
BK2CMP2E

BRK2 COMP2 enable
BK2DFBK0E

BRK2 DFSDM_BREAK0 enable
BK2INP

BRK2 BKIN input polarity
BK2CMP1P

BRK2 COMP1 input polarity
BK2CMP2P

BRK2 COMP2 input polarity

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32