Regviz

stm32 /stm32wb /STM32WB55_CM4 /EXTI /RTSR1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RTSR1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wb/STM32WB30_CM4/EXTI/RTSR1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0RT0 (RT_31)RT_31

Description

rising trigger selection register

Fields

RT

Rising trigger event configuration bit of Configurable Event input
RT_31

Rising trigger event configuration bit of Configurable Event input

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32