Regviz

stm32 /stm32wb /STM32WB55_CM4 /GPIOH /BRR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as BRR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wb/STM32WB10_CM4/GPIOH/BRR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (BR0)BR0 0 (BR1)BR1 0 (BR3)BR3

Description

port bit reset register

Fields

BR0

Port Reset bit
BR1

Port Reset bit
BR3

Port Reset bit

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32