Regviz

stm32 /stm32wb /STM32WB55_CM4 /LPTIM1 /OR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as OR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wb/STM32WB10_CM4/LPTIM1/OR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (OR1)OR1 0 (OR2)OR2

Description

Option Register

Fields

OR1

Option register bit 1
OR2

Option register bit 2

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32