Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text
Description
CPU2 APB1 peripheral clock enable register 2
Fields
LPUART1EN | CPU2 Low power UART 1 clock enable
|
LPTIM2EN | |
Links
(
)