Regviz

stm32 /stm32wb /STM32WB55_CM4 /SAI1 /ACR1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ACR1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wb/STM32WB55_CM0P/SAI1/ACR1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0MODE 0PRTCFG 0DS0 (LSBFIRST)LSBFIRST 0 (CKSTR)CKSTR 0SYNCEN 0 (MONO)MONO 0 (OutDri)OutDri 0 (SAIBEN)SAIBEN 0 (DMAEN)DMAEN 0 (NODIV)NODIV 0MCJDIV0 (OSR)OSR 0 (MCKEN)MCKEN

Description

AConfiguration register 1

Fields

MODE

Audio block mode
PRTCFG

Protocol configuration
DS

Data size
LSBFIRST

Least significant bit first
CKSTR

Clock strobing edge
SYNCEN

Synchronization enable
MONO

Mono mode
OutDri

Output drive
SAIBEN

Audio block B enable
DMAEN

DMA enable
NODIV

No divider
MCJDIV

Master clock divider
OSR

Oversampling ratio for master clock
MCKEN

Master clock generation enable

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32