Regviz

stm32 /stm32wb0 /STM32WB06 /GPIOA /GPIOA_AFRH

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as GPIOA_AFRH

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wb0/STM32WB07/GPIOA/GPIOA_AFRH#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)AFR80 (B_0x0)AFR90 (B_0x0)AFR100 (B_0x0)AFR110 (B_0x0)AFR120 (B_0x0)AFR130 (B_0x0)AFR140 (B_0x0)AFR15

AFR12=B_0x0, AFR8=B_0x0, AFR14=B_0x0, AFR13=B_0x0, AFR9=B_0x0, AFR11=B_0x0, AFR10=B_0x0, AFR15=B_0x0

Description

GPIO alternate function high register

Fields

AFR8

Alternate function selection for port x I/O pin y These bits are written by software to configure alternate function I/Os.

0 (B_0x0): AF0

1 (B_0x1): AF1

2 (B_0x2): AF2

3 (B_0x3): AF3

4 (B_0x4): AF4

5 (B_0x5): AF5

6 (B_0x6): AF6

7 (B_0x7): AF7

8 (B_0x8): AF8

9 (B_0x9): AF9

10 (B_0xA): AF10

11 (B_0xB): AF11

12 (B_0xC): AF12

13 (B_0xD): AF13

14 (B_0xE): AF14

15 (B_0xF): AF15
AFR9

Alternate function selection for port x I/O pin y These bits are written by software to configure alternate function I/Os.

0 (B_0x0): AF0

1 (B_0x1): AF1

2 (B_0x2): AF2

3 (B_0x3): AF3

4 (B_0x4): AF4

5 (B_0x5): AF5

6 (B_0x6): AF6

7 (B_0x7): AF7

8 (B_0x8): AF8

9 (B_0x9): AF9

10 (B_0xA): AF10

11 (B_0xB): AF11

12 (B_0xC): AF12

13 (B_0xD): AF13

14 (B_0xE): AF14

15 (B_0xF): AF15
AFR10

Alternate function selection for port x I/O pin y These bits are written by software to configure alternate function I/Os.

0 (B_0x0): AF0

1 (B_0x1): AF1

2 (B_0x2): AF2

3 (B_0x3): AF3

4 (B_0x4): AF4

5 (B_0x5): AF5

6 (B_0x6): AF6

7 (B_0x7): AF7

8 (B_0x8): AF8

9 (B_0x9): AF9

10 (B_0xA): AF10

11 (B_0xB): AF11

12 (B_0xC): AF12

13 (B_0xD): AF13

14 (B_0xE): AF14

15 (B_0xF): AF15
AFR11

Alternate function selection for port x I/O pin y These bits are written by software to configure alternate function I/Os.

0 (B_0x0): AF0

1 (B_0x1): AF1

2 (B_0x2): AF2

3 (B_0x3): AF3

4 (B_0x4): AF4

5 (B_0x5): AF5

6 (B_0x6): AF6

7 (B_0x7): AF7

8 (B_0x8): AF8

9 (B_0x9): AF9

10 (B_0xA): AF10

11 (B_0xB): AF11

12 (B_0xC): AF12

13 (B_0xD): AF13

14 (B_0xE): AF14

15 (B_0xF): AF15
AFR12

Alternate function selection for port x I/O pin y These bits are written by software to configure alternate function I/Os.

0 (B_0x0): AF0

1 (B_0x1): AF1

2 (B_0x2): AF2

3 (B_0x3): AF3

4 (B_0x4): AF4

5 (B_0x5): AF5

6 (B_0x6): AF6

7 (B_0x7): AF7

8 (B_0x8): AF8

9 (B_0x9): AF9

10 (B_0xA): AF10

11 (B_0xB): AF11

12 (B_0xC): AF12

13 (B_0xD): AF13

14 (B_0xE): AF14

15 (B_0xF): AF15
AFR13

Alternate function selection for port x I/O pin y These bits are written by software to configure alternate function I/Os.

0 (B_0x0): AF0

1 (B_0x1): AF1

2 (B_0x2): AF2

3 (B_0x3): AF3

4 (B_0x4): AF4

5 (B_0x5): AF5

6 (B_0x6): AF6

7 (B_0x7): AF7

8 (B_0x8): AF8

9 (B_0x9): AF9

10 (B_0xA): AF10

11 (B_0xB): AF11

12 (B_0xC): AF12

13 (B_0xD): AF13

14 (B_0xE): AF14

15 (B_0xF): AF15
AFR14

Alternate function selection for port x I/O pin y These bits are written by software to configure alternate function I/Os.

0 (B_0x0): AF0

1 (B_0x1): AF1

2 (B_0x2): AF2

3 (B_0x3): AF3

4 (B_0x4): AF4

5 (B_0x5): AF5

6 (B_0x6): AF6

7 (B_0x7): AF7

8 (B_0x8): AF8

9 (B_0x9): AF9

10 (B_0xA): AF10

11 (B_0xB): AF11

12 (B_0xC): AF12

13 (B_0xD): AF13

14 (B_0xE): AF14

15 (B_0xF): AF15
AFR15

Alternate function selection for port x I/O pin y These bits are written by software to configure alternate function I/Os.

0 (B_0x0): AF0

1 (B_0x1): AF1

2 (B_0x2): AF2

3 (B_0x3): AF3

4 (B_0x4): AF4

5 (B_0x5): AF5

6 (B_0x6): AF6

7 (B_0x7): AF7

8 (B_0x8): AF8

9 (B_0x9): AF9

10 (B_0xA): AF10

11 (B_0xB): AF11

12 (B_0xC): AF12

13 (B_0xD): AF13

14 (B_0xE): AF14

15 (B_0xF): AF15

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32