Regviz

stm32 /stm32wb0 /STM32WB06 /RCC /APB0RSTR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as APB0RSTR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wb0/STM32WB07/RCC/APB0RSTR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)TIM1RST 0 (B_0x0)SYSCFGRST 0 (B_0x0)RTCRST 0 (B_0x0)WDGRST

RTCRST=B_0x0, TIM1RST=B_0x0, SYSCFGRST=B_0x0, WDGRST=B_0x0

Description

APB0RSTR register

Fields

TIM1RST

TIM1: Advanced Timer reset Set and reset by software.

0 (B_0x0): does not reset

1 (B_0x1): resets
SYSCFGRST

SYSTEM CONFIG reset Set and reset by software.

0 (B_0x0): does not reset

1 (B_0x1): resets
RTCRST

RTC reset Set and reset by software.

0 (B_0x0): does not reset

1 (B_0x1): resets
WDGRST

WATCHDOG reset Set and reset by software.

0 (B_0x0): does not reset

1 (B_0x1): resets

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32