stm32 /stm32wb0 /STM32WB06 /RCC /APB1ENR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as APB1ENR

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)SPI1EN 0 (B_0x0)ADCDIGEN 0 (ADCANAEN)ADCANAEN 0 (B_0x0)LPUARTEN 0 (B_0x0)USART1EN 0 (SPI2EN)SPI2EN 0 (B_0x0)SPI3EN 0 (B_0x0)I2C1EN 0 (I2C2EN)I2C2EN

SPI3EN=B_0x0, ADCDIGEN=B_0x0, LPUARTEN=B_0x0, I2C1EN=B_0x0, USART1EN=B_0x0, SPI1EN=B_0x0

Description

APB1ENR register

Fields

SPI1EN

SPI1 enable.

0 (B_0x0): does not enable

1 (B_0x1): enable

ADCDIGEN

ADC clock enable for digital part of the ADC block.

0 (B_0x0): does not enable

1 (B_0x1): enable

ADCANAEN

ADC clock enable for the analog part of the ADC block.

LPUARTEN

LPUART clock enable Set and enable by software.

0 (B_0x0): does not enable

1 (B_0x1): enable

USART1EN

USART clock enable Set and enable by software.

0 (B_0x0): does not enable

1 (B_0x1): enable

SPI2EN

SPI2 enable

SPI3EN

SPI3 clock enable Set and enable by software.

0 (B_0x0): does not enable

1 (B_0x1): enable

I2C1EN

I2C1 clock enable Set and enable by software.

0 (B_0x0): does not enable

1 (B_0x1): enable

I2C2EN

I2C2 enable.

Links

()