Regviz

stm32 /stm32wb0 /STM32WB06 /RRM /VP_CPU_IRQ_ENABLE

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as VP_CPU_IRQ_ENABLE

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wb0/STM32WB05/RRM_REG/VP_CPU_IRQ_ENABLE#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (PORT_GRANT)PORT_GRANT 0 (PORT_RELEASE)PORT_RELEASE 0 (PORT_CMD_START)PORT_CMD_START 0 (PORT_CMD_END)PORT_CMD_END

Description

VP_CPU_IRQ_ENABLE register

Fields

PORT_GRANT

CPU virtual port grant interrupt enable
PORT_RELEASE

CPU virtual port release interrupt enable
PORT_CMD_START

CPU virtual port command start interrup enable
PORT_CMD_END

CPU virtual port command end interrup enable

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32