Regviz

stm32 /stm32wb0 /STM32WB07 /FLASH_CTRL /IRQSTAT

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as IRQSTAT

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wb0/STM32WB06/FLASH_CTRL/IRQSTAT#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CMDDONE_MIS)CMDDONE_MIS 0 (CMDSTART_MIS)CMDSTART_MIS 0 (CMDERR_MIS)CMDERR_MIS 0 (ILLCMD_MIS)ILLCMD_MIS 0 (READOK_MIS)READOK_MIS

Description

IRQSTAT register

Fields

CMDDONE_MIS

Command done masked interrupt status.
CMDSTART_MIS

Command started masked interrupt status.
CMDERR_MIS

Command error masked interrupt status.
ILLCMD_MIS

Illegal command masked interrupt status
READOK_MIS

Mass read OK masked interrupt status.

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32