Regviz

stm32 /stm32wb0 /STM32WB07 /SYSTEM_CTRL /IO_IER

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as IO_IER

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wb0/STM32WB07/SYSTEM_CTRL/IO_IER#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (PA0_IE)PA0_IE 0 (PA1_IE)PA1_IE 0 (PA2_IE)PA2_IE 0 (PA3_IE)PA3_IE 0 (PA4_IE)PA4_IE 0 (PA5_IE)PA5_IE 0 (PA6_IE)PA6_IE 0 (PA7_IE)PA7_IE 0 (PA8_IE)PA8_IE 0 (PA9_IE)PA9_IE 0 (PA10_IE)PA10_IE 0 (PA11_IE)PA11_IE 0 (PA12_IE)PA12_IE 0 (PA13_IE)PA13_IE 0 (PA14_IE)PA14_IE 0 (PA15_IE)PA15_IE 0 (PB0_IE)PB0_IE 0 (PB1_IE)PB1_IE 0 (PB2_IE)PB2_IE 0 (PB3_IE)PB3_IE 0 (PB4_IE)PB4_IE 0 (PB5_IE)PB5_IE 0 (PB6_IE)PB6_IE 0 (PB7_IE)PB7_IE 0 (PB8_IE)PB8_IE 0 (PB9_IE)PB9_IE 0 (PB10_IE)PB10_IE 0 (PB11_IE)PB11_IE 0 (PB12_IE)PB12_IE 0 (PB13_IE)PB13_IE 0 (PB14_IE)PB14_IE 0 (PB15_IE)PB15_IE

Description

IO_IER register

Fields

PA0_IE

PA0_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
PA1_IE

PA1_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
PA2_IE

PA2_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
PA3_IE

PA3_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
PA4_IE

PA4_IE: Interrupt enable for port A I/Os.
PA5_IE

PA5_IE: Interrupt enable for port A I/Os.
PA6_IE

PA6_IE: Interrupt enable for port A I/Os.
PA7_IE

PA7_IE: Interrupt enable for port A I/Os.
PA8_IE

PA8_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
PA9_IE

PA9_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
PA10_IE

PA10_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
PA11_IE

PA11_IE: Interrupt enable for port A I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
PA12_IE

PA12_IE: Interrupt enable for port A I/Os.
PA13_IE

PA13_IE: Interrupt enable for port A I/Os.
PA14_IE

PA14_IE: Interrupt enable for port A I/Os.
PA15_IE

PA15_IE: Interrupt enable for port A I/Os.
PB0_IE

PB0_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
PB1_IE

PB1_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
PB2_IE

PB2_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
PB3_IE

PB3_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
PB4_IE

PB4_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
PB5_IE

PB5_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
PB6_IE

PB6_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
PB7_IE

PB7_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
PB8_IE

PB8_IE: Interrupt enable for port B I/Os.
PB9_IE

PB9_IE: Interrupt enable for port B I/Os.
PB10_IE

PB10_IE: Interrupt enable for port B I/Os.
PB11_IE

PB11_IE: Interrupt enable for port B I/Os.
PB12_IE

PB12_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
PB13_IE

PB13_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
PB14_IE

PB14_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.
PB15_IE

PB15_IE: Interrupt enable for port B I/Os. 0: interrupt is disabled. 1: interrupt is enabled.

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32