SR register
| UIF | UIF: Update interrupt flag This bit is set by hardware on an update event. It is cleared by software. 0: No update occurred. 1: Update interrupt pending. This bit is set by hardware when the registers are updated: At overflow regarding the repetition counter value (update if repetition counter = 0) and if the UDIS=0 in the TIMx_CR1 register. When CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS=0 and UDIS=0 in the TIMx_CR1 register. |
| CC1IF | CC1IF: Capture/Compare 1 interrupt flag If channel CC1 is configured as output: This flag is set by hardware when the counter matches the compare value, with some exception in center-aligned mode (refer to the CMS bits in the TIMx_CR1 register description). It is cleared by software. 0: No match. 1: The content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the contents of TIMx_CCR1 are greater than the contents of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in upcounting and up/down-counting modes) or underflow (in downcounting mode) If channel CC1 is configured as input: This bit is set by hardware on a capture. It is cleared by software or by reading the TIMx_CCR1 register. 0: No input capture occurred 1: The counter value has been captured in TIMx_CCR1 register (An edge has been detected on IC1 which matches the selected polarity) |
| CC2IF | CC2IF: Capture/Compare 2 interrupt flag refer to CC1IF description |
| CC3IF | CC3IF: Capture/Compare 3 interrupt flag refer to CC1IF description |
| CC4IF | CC4IF: Capture/Compare 4 interrupt flag refer to CC1IF description |
| COMIF | COM interrupt flag. |
| TIF | TIF: Trigger interrupt flag This flag is set by hardware on trigger event (active edge detected on TRGI input when the slave mode controller is enabled in all modes but gated mode. It is set when the counter starts or stops when gated mode is selected. It is cleared by software… 0: No trigger event occurred. 1: Trigger interrupt pending. |
| BIF | Break interrupt flag. |
| B2IF | Break 2 interrupt flag. |
| CC1OF | CC1OF: Capture/Compare 1 overcapture flag This flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to ‘0’. 0: No overcapture has been detected 1: The counter value has been captured in TIMx_CCR1 register while CC1IF flag was already set |
| CC2OF | CC2OF: Capture/Compare 2 overcapture flag refer to CC1OF description |
| CC3OF | CC3OF: Capture/Compare 3 overcapture flag refer to CC1OF description |
| CC4OF | CC4OF: Capture/Compare 4 overcapture flag refer to CC1OF description |
| CC5IF | Compare 5 interrupt flag. |
| CC6IF | Compare 6 interrupt flag. |