Regviz

stm32 /stm32wb0 /STM32WB09 /RADIO /DTB5_DIG_ENG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DTB5_DIG_ENG

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wb0/STM32WB07/RADIO/DTB5_DIG_ENG#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (RXTX_START_SEL)RXTX_START_SEL 0 (TX_ACTIVE)TX_ACTIVE 0 (RX_ACTIVE)RX_ACTIVE 0 (INITIALIZE)INITIALIZE 0 (PORT_SELECTED_EN)PORT_SELECTED_EN 0 (PORT_SELECTED_0)PORT_SELECTED_0

Description

DTB5_DIG_ENG register

Fields

RXTX_START_SEL

enable the possibility to control some signals by the other register bits instead of system design:
TX_ACTIVE

Force TX_ACTIVE signal
RX_ACTIVE

Force RX_ACTIVE signal
INITIALIZE

Force INITIALIZE signal (emulate a token request of the IP_BLE)
PORT_SELECTED_EN

enable port selection
PORT_SELECTED_0

force port_selected[0] signal

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32