stm32 /stm32wba5 /STM32WBA50 /ADC4 /ADC_CFGR2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ADC_CFGR2

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)OVSE 0 (B_0x0)OVSR0 (B_0x0)OVSS0 (B_0x0)TOVS 0 (LFTRIG)LFTRIG

TOVS=B_0x0, OVSR=B_0x0, OVSS=B_0x0, OVSE=B_0x0

Description

ADC configuration register 2

Fields

OVSE

Oversampler Enable

This bit is set and cleared by software.

Note: Software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1 (which ensures that no conversion is ongoing).

0 (B_0x0): Oversampler disabled

1 (B_0x1): Oversampler enabled

OVSR

Oversampling ratio

This bit filed defines the number of oversampling ratio.

Note: The software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1 (which ensures that no conversion is ongoing).

0 (B_0x0): 2x

1 (B_0x1): 4x

2 (B_0x2): 8x

3 (B_0x3): 16x

4 (B_0x4): 32x

5 (B_0x5): 64x

6 (B_0x6): 128x

7 (B_0x7): 256x

OVSS

Oversampling shift

This bit is set and cleared by software.

Others: Reserved

Note: The software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1(which ensures that no conversion is ongoing).

0 (B_0x0): No shift

1 (B_0x1): Shift 1-bit

2 (B_0x2): Shift 2-bits

3 (B_0x3): Shift 3-bits

4 (B_0x4): Shift 4-bits

5 (B_0x5): Shift 5-bits

6 (B_0x6): Shift 6-bits

7 (B_0x7): Shift 7-bits

8 (B_0x8): Shift 8-bits

TOVS

Triggered Oversampling

This bit is set and cleared by software.

Note: The software is allowed to write this bit only when ADSTART is cleared to 0 by writing ADSTP to 1 (which ensures that no conversion is ongoing).

0 (B_0x0): All oversampled conversions for a channel are done consecutively after a trigger

1 (B_0x1): Each oversampled conversion for a channel needs a trigger

LFTRIG

Low frequency trigger mode enable

This bit must be set by software.

Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 by writing ADSTP to 1 (this ensures that no conversion is ongoing).

1 (B_0x1): Low frequency trigger mode enabled.

Links

()