Regviz

stm32 /stm32wba5 /STM32WBA52 /GPIOC /GPIOC_SECCFGR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as GPIOC_SECCFGR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wba5/STM32WBA50/GPIOC/GPIOC_SECCFGR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)SEC13 0 (B_0x0)SEC14 0 (B_0x0)SEC15

SEC15=B_0x0, SEC14=B_0x0, SEC13=B_0x0

Description

GPIO port C secure configuration register

Fields

SEC13

I/O pin of port C secure bit enable y These bits are written by software to enabled the security I/O port pin.

0 (B_0x0): The I/O pin is non-secure

1 (B_0x1): The I/O pin is secure. Refer to Table 112 for all corresponding secured bits.
SEC14

I/O pin of port C secure bit enable y These bits are written by software to enabled the security I/O port pin.

0 (B_0x0): The I/O pin is non-secure

1 (B_0x1): The I/O pin is secure. Refer to Table 112 for all corresponding secured bits.
SEC15

I/O pin of port C secure bit enable y These bits are written by software to enabled the security I/O port pin.

0 (B_0x0): The I/O pin is non-secure

1 (B_0x1): The I/O pin is secure. Refer to Table 112 for all corresponding secured bits.

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32