RCC_APB1ENR2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RCC_APB1ENR2

LPTIM2EN=B_0x0

Description

RCC APB1 peripheral clock enable register 2

Fields

LPTIM2EN

LPTIM2 bus and kernel clocks enable Set and cleared by software. Access can be secured by GTZC_TZSC LPTIM2SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.

0 (B_0x0): LPTIM2 bus and kernel clocks disabled

1 (B_0x1): LPTIM2 bus and kernel clocks enabled

Links

()