stm32 /stm32wba5 /STM32WBA52 /SPI1 /SPI_AUTOCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SPI_AUTOCR

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)TRIGSEL0 (B_0x0)TRIGPOL 0 (B_0x0)TRIGEN

TRIGPOL=B_0x0, TRIGEN=B_0x0, TRIGSEL=B_0x0

Description

SPI autonomous mode control register

Fields

TRIGSEL

trigger selection (refer Section: Description of SPI interconnections). … Note: these bits can be written only when SPE=0.

0 (B_0x0): spi_trg0 is selected

1 (B_0x1): spi_trg1 is selected

15 (B_0xF): spi_trg15 is selected

TRIGPOL

trigger polarity Note: This bit can be written only when SPE=0.

0 (B_0x0): trigger is active on raising edge

1 (B_0x1): trigger is active on falling edge

TRIGEN

HW control of CSTART triggering enable Note: if user cannot prevent trigger event during write, the TRIGEN must be changed when SPI is disabled

0 (B_0x0): HW control disabled

1 (B_0x1): HW control enabled

Links

()