Regviz

stm32 /stm32wba5 /STM32WBA55 /GPIOC /GPIOC_AFRH

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as GPIOC_AFRH

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wba5/STM32WBA50/GPIOC/GPIOC_AFRH#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0AFSEL130AFSEL140 (B_0x0)AFSEL15

AFSEL15=B_0x0

Description

GPIO port C alternate function high register

Fields

AFSEL13

Alternate function selection for port C I/O pin 13
AFSEL14

Alternate function selection for port C I/O pin 14
AFSEL15

Alternate function selection for port C I/O pin 15 These bits are written by software to configure alternate function I/Os. Access can be protected by GPIOC SEC15.

0 (B_0x0): AF0

1 (B_0x1): AF1

2 (B_0x2): AF2

3 (B_0x3): AF3

4 (B_0x4): AF4

5 (B_0x5): AF5

6 (B_0x6): AF6

7 (B_0x7): AF7

8 (B_0x8): AF8

9 (B_0x9): AF9

10 (B_0xA): AF10

11 (B_0xB): AF11

12 (B_0xC): AF12

13 (B_0xD): AF13

14 (B_0xE): AF14

15 (B_0xF): AF15

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32