Regviz

stm32 /stm32wl /STM32WL5x_CM0P /RCC /APB3ENR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as APB3ENR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wl/STM32WL5x_CM0P/RCC/APB3ENR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SUBGHZSPIEN)SUBGHZSPIEN

Description

APB3 peripheral clock enable register

Fields

SUBGHZSPIEN

sub-GHz radio SPI clock enable

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32