Regviz

stm32 /stm32wl /STM32WL5x_CM0P /RTC /SHIFTR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SHIFTR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wl/STM32WL5x_CM4/RTC/SHIFTR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0SUBFS0 (ADD1S)ADD1S

Description

SHIFTR

Fields

SUBFS

Subtract a fraction of a second
ADD1S

Add one second

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32