Regviz

stm32 /stm32wl /STM32WL5x_CM0P /RTC /SR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wl/STM32WL5x_CM0P/RTC/SR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALRAF)ALRAF 0 (ALRBF)ALRBF 0 (WUTF)WUTF 0 (TSF)TSF 0 (TSOVF)TSOVF 0 (ITSF)ITSF 0 (SSRUF)SSRUF

Description

SR

Fields

ALRAF

Alarm A flag
ALRBF

Alarm B flag
WUTF

Wakeup timer flag
TSF

Timestamp flag
TSOVF

Timestamp overflow flag
ITSF

Internal timestamp flag
SSRUF

SSR underflow flag

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32