stm32 /stm32wl /STM32WL5x_CM4 /PWR /EXTSCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as EXTSCR

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (C1CSSF)C1CSSF 0 (C2CSSF)C2CSSF 0 (C1SBF)C1SBF 0 (C1STOP2F)C1STOP2F 0 (C1STOPF)C1STOPF 0 (C2SBF)C2SBF 0 (C2STOP2F)C2STOP2F 0 (C2STOPF)C2STOPF 0 (C1DS)C1DS 0 (C2DS)C2DS

Description

Power extended status and status clear register

Fields

C1CSSF

Clear CPU1 Stop Standby flags

C2CSSF

lear CPU2 Stop Standby flags

C1SBF

System Standby flag for CPU1. (no core states retained)

C1STOP2F

System Stop2 flag for CPU1. (partial core states retained)

C1STOPF

System Stop0, 1 flag for CPU1. (All core states retained)

C2SBF

ystem Standby flag for CPU2. (no core states retained)

C2STOP2F

ystem Stop2 flag for CPU2. (partial core states retained)

C2STOPF

ystem Stop0, 1 flag for CPU2. (All core states retained)

C1DS

CPU1 deepsleep mode

C2DS

PU2 deepsleep mode

Links

()