stm32 /stm32wl /STM32WL5x_CM4 /RCC /AHB2SMENR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as AHB2SMENR

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (GPIOASMEN)GPIOASMEN 0 (GPIOBSMEN)GPIOBSMEN 0 (GPIOCSMEN)GPIOCSMEN 0 (GPIOHSMEN)GPIOHSMEN

Description

AHB2 peripheral clocks enable in Sleep modes register

Fields

GPIOASMEN

IO port A clock enable during CPU1 CSleep mode.

GPIOBSMEN

IO port B clock enable during CPU1 CSleep mode.

GPIOCSMEN

IO port C clock enable during CPU1 CSleep mode.

GPIOHSMEN

IO port H clock enable during CPU1 CSleep mode.

Links

()