Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text
Description
CPU2 APB1 peripheral clock enable register 2 [dual core device only]
Fields
| LPUART1EN | CPU2 Low power UART 1 clocks enable
|
| LPTIM2EN | CPU2 Low power timer 2 clocks enable
|
| LPTIM3EN | CPU2 Low power timer 3 clocks enable
|
Links
(
)