Regviz

stm32 /stm32wl /STM32WL5x_CM4 /RCC /EXTCFGR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as EXTCFGR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wl/STM32WL5x_CM0P/RCC/EXTCFGR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0SHDHPRE0C2HPRE0 (SHDHPREF)SHDHPREF 0 (C2HPREF)C2HPREF

Description

Extended clock recovery register

Fields

SHDHPRE

HCLK3 shared prescaler (AHB3, Flash, and SRAM2)
C2HPRE

[dual core device only] HCLK2 prescaler (CPU2)
SHDHPREF

HCLK3 shared prescaler flag (AHB3, Flash, and SRAM2)
C2HPREF

CLK2 prescaler flag (CPU2)

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32