Regviz

stm32 /stm32wl /STM32WL5x_CM4 /USART1 /TDR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as TDR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wl/STM32WL5x_CM0P/USART1/TDR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0TDR

Description

transmit data register

Fields

TDR

Transmit data value

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32