Regviz

stm32 /stm32wl3 /STM32WL33 /ADC /DS_CONF

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DS_CONF

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wb0/STM32WB05/ADC/DS_CONF#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0DS_RATIO 0DS_WIDTH

Description

DS_CONF register

Fields

DS_RATIO

DS_RATIO[2:0]: program the Down Sampler ratio (N factor)

000: ratio = 1, no down sampling (default)

001: ratio = 2

010: ratio = 4

011: ratio = 8

100: ratio = 16

101: ratio = 32

110: ratio = 64

111: ratio = 128
DS_WIDTH

DS_WIDTH[2:0]: program the Down Sampler width of data output (DSDTATA)

000: DS_DATA output on 12-bit (default)

001: DS_DATA output on 13-bit

010: DS_DATA output on 14-bit

011: DS_DATA output on 15-bit

100: DS_DATA output on 16-bit

1xx: reserved

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32