Regviz

ARM /CMSDK_CM3 /FPGAIO /MISC

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as MISC

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/ARM/CMSDK_CM3/FPGAIO/MISC#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CLCD_CS)CLCD_CS 0 (SPI_nSS)SPI_nSS 0 (CLCD_RESET)CLCD_RESET 0 (CLCD_RS)CLCD_RS 0 (CLCD_RD)CLCD_RD 0 (CLCD_BL_CTRL)CLCD_BL_CTRL 0 (ADC_SPI_nCS)ADC_SPI_nCS 0 (SHIELD0_SPI_nCS)SHIELD0_SPI_nCS 0 (SHIELD1_SPI_nCS)SHIELD1_SPI_nCS

Description

Misc. Control

Fields

CLCD_CS
SPI_nSS
CLCD_RESET
CLCD_RS
CLCD_RD
CLCD_BL_CTRL
ADC_SPI_nCS
SHIELD0_SPI_nCS
SHIELD1_SPI_nCS

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data