Regviz

ARM /CMSDK_CM3 /TIMER0 /CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/ARM/CMSDK_CM3/TIMER0/CTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (Disable)ENABLE 0 (Disable)EXTIN 0 (Disable)EXTCLK 0 (Disable)INTEN

EXTCLK=Disable, ENABLE=Disable, EXTIN=Disable, INTEN=Disable

Description

Control Register

Fields

ENABLE

Enable

0 (Disable): Timer is disabled

1 (Enable): Timer is enabled
EXTIN

External Input as Enable

0 (Disable): External Input as Enable is disabled

1 (Enable): External Input as Enable is enabled
EXTCLK

External Clock Enable

0 (Disable): External Clock s disabled

1 (Enable): External Clock is enabled
INTEN

Interrupt Enable

0 (Disable): Interrupt is disabled

1 (Enable): Interrupt is enabled

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data