Regviz

ARM /CMSDK_CM3 /UART0 /INTCLEAR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INTCLEAR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/ARM/CMSDK_CM3/UART0/INTCLEAR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (TXINT)TXINT 0 (RXINT)RXINT 0 (TXOV)TXOV 0 (RXOV)RXOV

Description

UART Interrupt CLEAR Register

Fields

TXINT

TX Interrupt
RXINT

RX Interrupt
TXOV

TX Overrun Interrupt
RXOV

RX Overrun Interrupt

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data