Regviz

Allwinner /D1H /AudioCodec /AC_ADC_DRC_MXGLS

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as AC_ADC_DRC_MXGLS

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Allwinner/D1H/AudioCodec/AC_ADC_DRC_MXGLS#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Description

ADC DRC MAX Gain Low Setting Register

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data