DMIC_CLK

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DMIC_CLK

CLK_SRC_SEL=PLL_PERI_1X, FACTOR_N=N1, CLK_GATING=Off

DMIC Clock Register

FACTOR_M	Factor M
FACTOR_N	Factor N 0 (N1): undefined 1 (N2): undefined 2 (N4): undefined 3 (N8): undefined
CLK_SRC_SEL	Clock Source Select 0 (PLL_PERI_1X): undefined 1 (PLL_AUDIO1_DIV2): undefined 2 (PLL_AUDIO1_DIV5): undefined
CLK_GATING	Gating Clock 0 (Off): undefined 1 (On): undefined

()