Allwinner /D1H /CCU /PLL_CPU_CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PLL_CPU_CTRL

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0PLL_M 0 (CC_24_26)PLL_LOCK_MDSEL 0 (CC_21_29)PLL_UNLOCK_MDSEL 0PLL_N0PLL_LOCK_TIME 0 (disable)PLL_OUTPUT_GATE 0 (unlocked)LOCK 0 (disable)LOCK_ENABLE 0 (disable)PLL_LDO_EN 0 (disable)PLL_EN

PLL_LOCK_MDSEL=CC_24_26, PLL_LDO_EN=disable, PLL_OUTPUT_GATE=disable, LOCK=unlocked, PLL_UNLOCK_MDSEL=CC_21_29, LOCK_ENABLE=disable, PLL_EN=disable

Description

PLL_CPU Control Register

Fields

PLL_M

PLL M

PLL_LOCK_MDSEL

PLL Lock Level

0 (CC_24_26): undefined

1 (CC_23_27): undefined

PLL_UNLOCK_MDSEL

PLL Unlock Level

0 (CC_21_29): undefined

1 (CC_22_28): undefined

2 (CC_20_30): undefined

PLL_N

PLL N

PLL_LOCK_TIME

PLL Lock Time

PLL_OUTPUT_GATE

PLL Output Gating Enable

0 (disable): undefined

1 (enable): undefined

LOCK

PLL Lock Status

0 (unlocked): undefined

1 (locked): undefined

LOCK_ENABLE

Lock Enable

0 (disable): undefined

1 (enable): undefined

PLL_LDO_EN

LDO Enable

0 (disable): undefined

1 (enable): undefined

PLL_EN

PLL Enable

0 (disable): undefined

1 (enable): undefined

Links

()