SPI1_CLK

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SPI1_CLK

CLK_GATING=Off, CLK_SRC_SEL=HOSC, FACTOR_N=N1

SPI1 Clock Register

FACTOR_M	Factor M
FACTOR_N	Factor N 0 (N1): undefined 1 (N2): undefined 2 (N4): undefined 3 (N8): undefined
CLK_SRC_SEL	Clock Source Select 0 (HOSC): undefined 1 (PLL_PERI_1X): undefined 2 (PLL_PERI_2X): undefined 3 (PLL_AUDIO1_DIV2): undefined 4 (PLL_AUDIO1_DIV5): undefined
CLK_GATING	Gating Clock 0 (Off): undefined 1 (On): undefined

()