Allwinner /D1H /CCU /SPI_BGR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SPI_BGR

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (Mask)SPI1_GATING 0 (Assert)SPI0_RST

SPI0_GATING=Mask, SPI1_GATING=Mask, SPI1_RST=Assert, SPI0_RST=Assert

Description

SPI Bus Gating Reset Register

Fields

SPI0_GATING

Gating Clock

0 (Mask): undefined

1 (Pass): undefined

SPI1_GATING

Gating Clock

0 (Mask): undefined

1 (Pass): undefined

SPI1_RST

Reset

0 (Assert): undefined

1 (Deassert): undefined

SPI0_RST

Reset

0 (Assert): undefined

1 (Deassert): undefined

Links

()