Regviz

Allwinner /D1H /CSIC /CSIC_CCU /CCU_CLK_MODE_REG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CCU_CLK_MODE_REG

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Allwinner/D1H/CSIC/CSIC_CCU/CCU_CLK_MODE_REG#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Description

CCU Clock Mode Register

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data